

Temperature dependent thermal conductivity of undoped polycrystalline silicon layers¹

S. Uma,^{2,3} A.D. McConnell,² M. Asheghi,² K. Kurabayashi,⁴ and K.E. Goodson²

¹ Paper presented at the Fourteenth Symposium on Thermophysical Properties, June 25-30, 2000, Boulder, Colorado, U.S.A.

² Dept. of Mechanical Engineering, Stanford University, Stanford, CA 94305-3030, USA.

³ Author to whom correspondence should be addressed.

⁴ Mechanical Engineering & Applied Mechanics Dept., Ann Arbor, MI 48109 USA.

ABSTRACT

Polycrystalline silicon is used in microelectronic and microelectromechanical devices for which thermal design is important. This work measures the in-plane thermal conductivities of free-standing undoped polycrystalline layers between 20 and 300 K. The layers have a thickness of 1 μm , and the measurements are performed using steady-state Joule heating and electrical-resistance thermometry in patterned aluminum microbridges. The layer thermal conductivities are found to depend strongly on the details of the deposition process through the grain size distribution, which is investigated using atomic force microscopy and transmission electron microscopy. The room-temperature thermal conductivity of as-grown polycrystalline silicon is found to be 13.8 W/m.K and that of amorphous recrystallised polycrystalline silicon is 22 W/m.K, which is almost an order of magnitude less than that of single-crystal silicon. The maximum thermal conductivities of both samples occur at higher temperatures than in pure crystalline silicon layers of the same thickness. The data are interpreted using the approximate solution to the Boltzmann transport equation in the relaxation time approximation together with Matthiessen's rule. These measurements contribute to the understanding of the relative importance of phonon scattering on grain and layer boundaries in polysilicon films and provide data relevant for the design of micromachined structures.

KEY WORDS: grain boundary scattering; polycrystalline silicon; phonon scattering; thermal conductivity.

1. INTRODUCTION

Polycrystalline silicon (polysilicon) is used in many microelectronic and microelectromechanical (MEMS) devices [1]. Examples include the gate layer in a CMOS transistor, thin film transistors (TFT) in static random access memories and active matrix liquid crystal displays, micromachined thermal actuators, etc. In these applications, different deposition conditions are used to address specific performance targets or processing requirements. While the CMOS uses as-grown polysilicon layers, the TFTs use amorphous silicon recrystallized to form polysilicon and the MEMS devices use low-stress polysilicon layers. Because the performance and reliability of many of these devices are influenced by heat conduction [2], the thermal conductivities of their constituent polysilicon layers needs to be determined.

The thermal conductivity of single-crystal silicon layers of thickness between 0.1 μm and 1.6 μm have been measured at temperatures between 20 K and 300 K [3-5]. In contrast to single-crystal silicon, polysilicon consists of many individual grains and the resulting scattering of phonons, which are the energy quanta of lattice vibrations, on the grain boundaries reduces the thermal conductivity. The thermal properties of polysilicon cannot be inferred from single-crystal silicon data due to the variability of grain sizes. Depending on the growth and annealing conditions, the grain size and structure can be different and therefore yield different physical properties [6]. Electrical transport cannot be used to probe the effect of grains since measurements on polysilicon are complicated by the dopant distribution. Therefore, thermal transport studies are ideal to probe grain size and distributions. A few researchers have studied polysilicon [7-12], but this data

encompasses a very small temperature range near room temperature only. The room temperature thermal conductivity of undoped polysilicon layers has been reported to be in the range 15-25 W/m.K [11] and that of doped silicon to be in the range 17-34 W/m.K [7-10,12]. Measurements down to 100 K have been performed on a few of the doped polysilicon samples [12]. However, many of the important parameters, viz., the deposition temperature, thickness of the film, average grain size, dopant type and concentration etc. was not given. The doped samples are not ideally suited for probing the effect of grains since in addition to phonon grain boundary scattering, the phonon electron and phonon impurity scattering complicates the results. Therefore, it is important to perform thermal conductivity measurements of undoped layers and low temperature data, which is not available in the literature, is particularly useful since the impact of grain boundary scattering is amplified.

The present work investigates the effects of grain structure on the thermal conductivities of undoped polysilicon layers of thickness near 1 μm at temperatures between 30 K and 300 K using Joule heating and electrical-resistance thermometry in a microfabricated structure. The approximate solution to the Boltzmann transport equation in the relaxation time approximation is used together with Matthiessen's rule to provide fundamental information about phonon scattering. The results are useful for the thermal design of microelectronic and microelectromechanical devices that use polycrystalline silicon layers.

2. EXPERIMENTAL METHOD

2.1. Growth and Characterization

Polycrystalline silicon layers were grown using low pressure chemical vapor deposition (LPCVD) in a Tylan furnace with Silane (SiH_4) flow of 136 sscm, Hydrogen flow of 110 sscm and process pressure of 400 mtorr. One sample (sample A) was grown at a temperature of 620°C , and another sample (sample B) was grown at a temperature of 525°C and annealed at 900°C for one hour. While sample A is an as-grown polysilicon, sample B is amorphous recrystallised polysilicon and yields a different microstructure. Atomic Force Microscopy (AFM) and Transmission Electron Microscopy (TEM) images were used to determine the average grain size using the line-intercept method. A Digital Instruments Nanoscope Dimension 3000 atomic force microscope was used to obtain the plan view image (Fig. 1) of sample A. The polysilicon grain size obtained from the plan view is estimated to be 210 ± 28 nm. In the case of sample B, it was necessary to use Transmission Electron Microscopy since the surface roughness is very small. The polysilicon grain size obtained from the plan view TEM of sample B is estimated to be 190 ± 10 nm (Fig. 2). However, the cross-sectional microstructure is expected to be different in the two cases. Sample A will have a non-homogeneous grain structure whereas sample B will have a random grain structure as shown in Fig. 3 [1,6]. Many of the crystallites in sample A resemble a cone with smaller nucleation points near the oxide substrate growing larger towards the polycrystalline silicon surface. This means that the grain size measured from a plan-view sample from the near-surface part of the film would have a larger average value than the grain size at the near-substrate part.

2.2. Thermal Conductivity Measurement Technique

Fig. 4 shows the structure used for lateral thermal conductivity measurements, which are performed in vacuum using steady-state Joule heating and electrical-resistance thermometry in patterned aluminum microbridges [13,14]. The aluminum metal bridges are patterned using lithography and chemical wet etching and the free-standing structure is fabricated using deep reactive ion etching with a deposited silicon dioxide layer as the etch stop. The polyimide layer protects the aluminum bridge against chemical corrosion during processing and provides mechanical strength for the free-standing layer. The structure dimensions and materials are chosen carefully to ensure that the temperature rise in the sensor is dominated by the thermal resistance for lateral conduction in the polysilicon layer. Three aluminum bridges with width 1 μm and thickness 0.2 μm serve as the Resistive Temperature Detectors (RTD) and the heater. The non-linearity in the current-voltage (I-V) characteristics of the aluminum bridges result from Joule heating and are used to determine suitable currents for the heater bridge and the sensors, in which Joule heating must be negligible. Bridge A is used as a heater, and the bridges B and C are used to determine temperature change due to Joule heating. The lateral thermal conductivity is determined using a simple solution to the one-dimensional heat conduction equation,

$$k = \frac{(Q/2)\Delta X}{S(T_B - T_C)} \quad (1)$$

where Q is the heater power dissipated in a length ($L = 1 \text{ mm}$) of the heater bridge, ΔX is the distance between B and C, $S = d \times L$ is the cross-sectional area for heat conduction where d is the thickness of the polysilicon layer (1 μm) and T_B and T_C are the temperatures

at B and C, respectively. The measurements were performed in the temperature range 20-300 K using a Lakeshore MTD-135 continuous flow cryostat. A diode sensor was used for the temperature control. The sensor is accurate to 0.5K in the temperature range 10-100K and 1% in the temperature range 100-300K. The fraction of heat lost through radiation is always less than 8% over the entire temperature range and less than 2% below 150 K. The fraction of heat conducted by the silicon dioxide and polymer layers, which are used for mechanical support and protection, is always less than 1% over the temperature range of the study. The experimental uncertainty in the thermal conductivity is less than 14 percent. The main contribution arises from the uncertainties in the structure dimensions, in particular the structure geometry.

3. THERMAL CONDUCTIVITY MODELING

The temperature dependence of thermal conductivity of crystalline solids is governed by the temperature dependence of the phonon specific heat and the rates of phonon scattering on other phonons, impurities, defects, charge carriers, boundaries, and dislocations [15-19]. While phonon-phonon scattering is the chief mechanism contributing to room temperature thermal resistance, phonon-boundary scattering limits the mean free path of the phonons at lower temperatures. The phonon-grain boundary scattering depends on the grain size and structure and is therefore calculated in a different manner for sample A and sample B.

3.1. Impact of Random Grain Structure

In order to calculate the thermal conductivity of the random grain polycrystalline silicon as in sample B, the approximate solution to the Boltzmann transport equation in the

relaxation time approximation has been used. According to the model developed by Callaway [15] and refined by Holland [18], the thermal conductivity is

$$k = \frac{1}{3} v^2 \frac{\theta_D}{T} \int_0^{\infty} \frac{c_v}{v} \tau dx_{\omega} \quad (2)$$

Here, θ_D is the Debye temperature, v is the velocity of the phonons, and τ is the relaxation time. The dimensionless frequency is given as $x_{\omega} = \hbar \omega / k_B T$ where ω is the phonon angular frequency, \hbar is Planck's constant divided by 2π , T is the temperature and k_B is the Boltzmann constant. The reduction in the relaxation time due to umklapp process (τ_u), phonon defect scattering (τ_{defect}) and phonon grain-boundary scattering (τ_{grain}) has been taken into account [4,19] using Matthiessen's rule.

$$\frac{1}{\tau} = \frac{1}{\tau_u} + \frac{1}{\tau_{defect}} + \frac{1}{\tau_{grain}} \quad (3)$$

The scattering rate τ_u and τ_{defect} are taken from the literature [18]. The grain boundary scattering rate (τ_{grain}) is calculated in a manner similar to that of Graebner et al. [20,21] using the expression

$$\tau_{grain} = \frac{v}{d} \left(\frac{1 - p(\omega)}{1 + p(\omega)} \right) \quad (4)$$

$p(\omega)$ is the probability of specular reflection and d is the average grain dimension obtained from the plan view, which is 190 nm in the case of sample B.

3.2. Impact of Nonhomogeneous Grain Structure

Ideally the grain structure of a polysilicon thin film deposited above 620 °C is expected to be columnar. However, in most layers the grain structure is found to be nonhomogeneous

[6] and quite similar to the microstructure of CVD diamond [20-26]. In a typical nonhomogeneous grain structure of polysilicon like sample A, the grain sizes are found to increase from the bottom of the layer to the top, so a linear approximation can be used to describe the grain size

$$d(z) = (d_{\max} - d_{\min}) \frac{z}{d_L} + d_{\min} \quad (5)$$

Here z is the coordinate perpendicular to the layer, $d(z)$ is grain size perpendicular to the layer, d_{\min} is the minimum grain size which occurs at the bottom of the layer, d_{\max} is the maximum grain size which occurs at the top of the layer (210 nm for sample A), and d_L is the film thickness. The variation in the grain sizes will lead to a corresponding increase in the mean free path and relaxation time. The average heat flux $q_a(x_\omega)$ along the layer can be determined using

$$q_a(x_\omega) = -\frac{c_v v^2}{3d_L} \left(\frac{dT}{dx_\omega} \right) \int_0^{d_L} \tau(z) dz \quad (6)$$

Here x is the coordinate along the layer. The lateral thermal conductivity is given by

$$k = - \left(\frac{dT}{dx} \right)^{-1} \frac{\theta_D}{T} \int_0^{d_L} q_a(x_\omega) dx_\omega \quad (7)$$

This expression is valid for a non-homogeneous grain structure as long as the phonon mean free path is much shorter than the film thickness. When the thickness of the film becomes comparable to the mean free path, the Boltzmann transport equation must be solved for a more accurate representation of the thermal conductivity [23]. The room temperature mean free path of single-crystalline silicon layers has been reported to be 300

nm [5] and that of polysilicon, which depends on the grain size and structure, is less than 75 nm. The reduction in the mean free path in polysilicon is largely caused by the presence of intra-grain defects. Since the mean free path is much smaller than the thickness of the layer, the present model is a reasonable approximation, especially to investigate the lateral thermal conductivity. However, the present model may be underestimating the impact of grain boundary scattering at low temperatures.

4. RESULTS AND DISCUSSION

Fig. 5 presents experimental data for the room temperature thermal conductivity of undoped polysilicon layers as a function of the deposition temperature. The thermal conductivity of sample A at room temperature (298 K) is 13.8 W/m.K and that of sample B is 22 W/mK, which is an order of magnitude less than the thermal conductivity of a single-crystal silicon layer of the same thickness at room temperature. This result compares well with the room temperature thermal conductivity value of 15-23 W/mK of undoped polysilicon reported in the literature [11]. The high temperature annealing has caused an improvement in the thermal conductivity of sample B compared to sample A. In fact the room temperature thermal conductivity of amorphous silicon deposited around 525 °C is 5 W/mK [11] and improves to 22 W/mK due to the high temperature anneal. It should be mentioned that Phosphorus and Boron doping of the layers are usually accompanied by a high temperature anneal, which **increases** the grain size and therefore the thermal conductivity. This may explain the higher thermal conductivities reported in the literature for the doped polysilicon [12]. Fig. 6 presents the low temperature thermal conductivity data of undoped polysilicon layers and other forms of silicon to illustrate the

impact of the polysilicon grains. The maximum value of the thermal conductivity is 14.5 W/mK for sample A and 32.6 W/mK for sample B, which occurs at a temperature of 156 K and 256 K, respectively. The maximum thermal conductivity value in a thin layer of single-crystal silicon is reduced by an order of magnitude compared to bulk single-crystal silicon due to phonon scattering on the layer boundaries. Phonon scattering on grain boundary results in a further order of magnitude reduction in thermal conductivity for a polysilicon layer compared to a single-crystal layer.

The model described in the previous section provides a reasonably good fit to the experimental data and is also illustrated in the Fig. 6. In the case of sample B, the only fitting parameter is the defect scattering. In addition to defect scattering, d_{min} is also a fitting parameter in sample A and a value of 10 nm was used. In both the samples, umklapp scattering is similar to that in the case of single-crystalline silicon thin films and grain boundary scattering is dependent on the average grain size. Diffuse scattering, which occurs when the surface is rough on the scale of phonon wavelength has been taken into account. It is important to note that it is not a trivial task to obtain information regarding the defect density. While techniques like high-resolution TEM can provide this information, it is always likely that the defects were incorporated during the sample preparation. In addition, TEM is a local probe and cannot provide information on the bulk. In this regard, temperature dependent transport studies are useful to probe the defects. The relaxation time for phonon defect scattering is given by $\tau_{defect} = A\omega^4$, where A is a constant that is directly proportional to the defect density and the mass difference introduced by the defect. The constant A is found to be $1.33 \times 10^{-43} \text{ s}^3$ for sample A and $6.932 \times 10^{-44} \text{ s}^3$ for

sample B and the point defect density is calculated to be $1.815 \times 10^{19} \text{ cm}^{-3}$ and $9.417 \times 10^{18} \text{ cm}^{-3}$, respectively. The value of A reflects the increase in the number of defects in polysilicon compared to single-crystalline silicon [4], which is anticipated. In addition to the imperfections existing in single-crystal sample, viz., dislocations, stacking faults, etc., polysilicon also has in-grain microtwins and dangling bonds, which affect the transport properties. Another interesting point is that the defect scattering is stronger in the case of sample A compared to sample B and the reason could be the high temperature anneal, which reduces the in-grain defects. It might be important to consider additional scattering mechanisms, viz., extended defects, dislocations, stacking faults etc in order to model more accurately. Also, grains as large as 500 nm are present in the sample and using an average grain size is an approximation. This may also add to the deviation of the model from the experimental data.

5. SUMMARY AND CONCLUSIONS

This work measures the temperature dependent thermal conductivities of polysilicon layers with varying grain structures. This study also shows the advantage of high temperature annealing in lowering the effective lateral thermal resistance and yields transport models that can be incorporated into simulations of practical semiconducting devices, which are of particular relevance for those subjected to electrical overstress.

ACKNOWLEDGEMENTS

This work was performed with financial support from Semiconductor Research Corporation under contract SJ-461. Thanks are owed to Maxat Touzelbaev for stimulating discussions.

REFERENCES

1. T. Kamins, *Polycrystalline Silicon for Integrated Circuits and Displays*, 2 ed. (Boston: Kluwer Academic Publishers, 1998) and references therein.
2. K.E. Goodson, *Annual Review of Heat Transfer*, **6**: 323 (1995).
3. M. Asheghi, Y.K. Leung, S.S. Wong, and K.E. Goodson, *Appl. Phys. Lett.*, **71**: 1798 (1997).
4. M. Asheghi, M.N. Touzelbaev, K.E. Goodson, Y.K. Leung, and S.S. Wong, *J. Heat Transfer*, **120**: 30 (1998).
5. Y.S. Ju and K.E. Goodson, *App. Phys. Lett.*, **74**: 3005 (1999).
6. J.W. Tringe, Ph.D. Thesis, Stanford University, 1999.
7. C.H. Mastrangelo and R.S. Muller, *Sensors and Materials*, **3**:133 (1988).
8. Y.C. Tai, C.H. Mastrangelo and R.S. Muller, *J. Appl. Phys.* **63**: 1442 (1988).
9. D. Moser and H. Baltes, *Sensors and Actuators A*, **37-38**: 33 (1993).
10. O.M. Paul, J. Korvink, and H. Baltes, *Sensors and Actuators A*, **41-42**: 161 (1994).
11. L. Wei, M. Vaudin, C. S. Hwang, G. White, J. Xu, and A.J. Steckl, *J. Mater. Res.* **10**: 1889 (1995).
12. vonArx M, Paul O, Baltes, *Journal of microelectromechanical systems*, **9**: 136 (2000).
13. K. Kurabayashi, M. Asheghi, M. Touzelbaev, K.E. Goodson, *Journal of microelectromechanical systems*, **8**: 180 (1999).
14. M. Asheghi, K. Kurabayashi, R. Kasnavi, J. Plummer, and K.E. Goodson, communicated to *Phys. Rev. B*.

15. J. Callaway, *Phys. Rev.*, **113**: 1046 (1959).
16. R. Berman, *Thermal conduction in Solids*, Oxford University Press, Oxford, United Kingdom, 1976.
17. J.M. Ziman, *Electrons and Phonons*, Oxford University Press, Oxford, United Kingdom, 1960.
18. M.G. Holland, *Phys. Rev.*, **132**: 2461 (1963).
19. M. AsenPalmer, K. Bartkowski, E. Gmelin, M. Cardona, A.P. Zhernov, A.V. Inyushkin, A. Taldenkov, V.I. Ozhogin, K.M. Itoh, E.E. Haller, *Physical Review B-Condensed matter*, **56**: 9431 (1997)
20. J.E. Graebner, M.E. Reiss, L. Seibles, T.M. Hartnett, R.P. Miller, and C.J. Robinson, *Physical Review B-Condensed matter*, **50**: 3702 (1994).
21. J. E. Graebner, *Diamond Relat. Mater.*, **5**: 1366 (1996).
22. K.E. Goodson, O.W. Käding, M. Rösler, and R. Zachai, *Journal of Applied Physics*, **77**:1385 (1995).
23. K.E. Goodson, *J. Heat Transfer*, **118**: 279, (1996).
24. K. Plamann, D. Fournier, *Phys. Stat. Sol. A*, **154**: 351 (1996).
25. H. Verhoeven, E. Boettger, A. Floter, H. Reiss and R Zachai, *Diamond Relat. Mater.*, **6**: 298 (1997).
26. M.N. Touzelbaev, K.E. Goodson, *Diamond and related materials*, **7**: 1 (1998).

FIGURE CAPTIONS

Fig. 1. Plan view AFM image of polysilicon sample A showing the grains. The characteristic grain dimension extracted using this image is 210 nm.

Fig. 2. Plan view TEM image of polysilicon of sample B showing the grains. The characteristic grain dimension is 190 nm.

Fig. 3. Grain structure of polysilicon layers: A. Non-homogeneous structure B. Random structure.

Fig. 4. Experimental structure used to measure the thermal conductivity of polysilicon (not to scale).

Fig. 5. Room temperature thermal conductivity of polysilicon layers - (●) - Present work, (o) - literature [11].

Fig. 6. Thermal conductivity of polysilicon layers in the temperature range 30K-300K. (+): sample A experiment, (o): sample B experiment; dotted line: sample A theoretical model, long dashed line: sample B theoretical model, small dashed line: singlecrystalline silicon layer; solid line: bulk silicon.

Fig. 1.




Fig. 2.




Fig. 3.




Fig. 4.




Fig. 5.




Fig. 6.

